

TH25Q-32HA

Ultra Low Power, 32M-bit Serial Multi I/O Flash Memory Datasheet

Mar. 15, 2022

Performance Highlight

- ♦ Wide Supply Range from 2.3 to 3.6V for Read, Erase and Program
- ♦ Ultra Low Power consumption for Read, Erase and Program
- ◆ X1, X2 and X4 Multi I/O Support
- ♦ High reliability with 100K cycling and 20 Year-retention



Contents

1.	FEATU	IRES	4
2.	GENEF	RAL DESCRIPTION	5
3.	MEMC	DRY ORGANIZATION	7
		E OPERATION	
5.	DATA	PROTECTION	9
6.	STATU	S REGISTER	11
7.	COMN	MANDS DESCRIPTION	13
	7.1.	Write Enable (WREN) (06H)	16
	7.2.	Write Disable (WRDI) (04H)	
	7.3.	Read Status Register (RDSR) (05H or 35H or 15H)	
	7.4.	Write Status Register (WRSR) (01H or 31H or 11H)	
	7.5.	Write Enable for Volatile Status Register (50H)	
	7.6.	Read Data Bytes (READ) (03H)	
	7.7.	Read Data Bytes at Higher Speed (Fast Read) (OBH)	
	7.8.	Dual Output Fast Read (3BH)	
	7.9.	Quad Output Fast Read (6BH)	
	7.10.	Dual I/O Fast Read (BBH)	
	7.11.	Quad I/O Fast Read (EBH)	
	7.12.	Quad I/O Word Fast Read (E7H)	
	7.13.	Set Burst with Wrap (77H)	
	7.14.	Page Program (PP) (02H)	
	7.15.	Dual Input Page Program (A2H)	26
	7.16.	Quad Page Program (32H)	27
	7.17.	Sector Erase (SE) (20H)	
	7.18.	2KB Sector Erase (SE2K) (8CH)	
	7.19.	32KB Block Erase (BE32) (52H)	
	7.20.	64KB Block Erase (BE64) (D8H)	
	7.21.	Chip Erase (CE) (60/C7H)	
	7.22.	Deep Power-Down (DP) (B9H)	
	7.23.	Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)	32
	7.24.	Read Manufacture ID/ Device ID (REMS) (90H)	33
	7.25.	Dual I/O Read Electronic Manufacturer ID/ Device ID (92H)	
	7.26.	Quad I/O Read Electronic Manufacturer ID/ Device ID (94H)	
	7.27.	Read Identification (RDID) (9FH)	
	7.28.	Continuous Read Mode Reset (CRMR) (FFH)	37
	7.29.	Read Unique ID (4BH)	37
	7.30.	Program/Erase Suspend (PES) (75/B0H)	38
	7.31.	Program/Erase Resume (PER) (7A/30H)	38
	7.32.	Erase Security Registers (44H)	39
	7.33.	Program Security Registers (42H)	39
	7.34.	Read Security Registers (48H)	40
	7.35.	Enable Reset (66H) and Reset (99H)	41
	7.36.	Read Serial Flash Discoverable Parameter (5AH)	41
8.	ELECTI	RICAL CHARACTERISTICS	47
	0.4	DOWED ON TIMING	4-
	8.1.	POWER-ON TIMING	
	8.2.	INITIAL DELIVERY STATE	4/



8.3.	ABSOLUTE MAXIMUM RATINGS	47
8.4.	CAPACITANCE MEASUREMENT CONDITIONS	48
8.5.	DC CHARACTERISTICS	49
8.6.	AC CHARACTERISTICS	50
9. ORDEI	RING INFORMATION	53
10. PACK	KAGE INFORMATION	54
10.1.	8-Lead SOP(150mil)	54
10.2.	8-Lead SOP(208mil)	55
10.3.	8-Lead SOP(130ffff)	56
10.4.	8-Land WSON(6x5mm)	57
11. REVI	SION HISTORY	58



1. FEATURES

- ◆ 32M-bit Serial Flash
 - -4096K-Byte
 - -256 Bytes per programmable page
- ♦ Standard, Dual, Quad SPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - -Dual SPI: SCLK, CS#, IOO, IO1, WP#, HOLD#
 - -Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ◆ High Speed Clock Frequency
 - -104MHz for fast read with 30PF load
 - -Dual I/O Data transfer up to 208Mbits/s
 - -Quad I/O Data transfer up to 320Mbits/s
- ◆ Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top/Bottom Block protection
- Minimum 100,000 Program/Erase Cycles
- ◆ Data Retention
 - -20-year data retention typical
- ◆ Allows XIP (execute in place) Operation
 - -Continuous Read With 8/16/32/64-Byte Wrap

- ◆ Fast Program/Erase Speed
 - -Page Program time: 1.1ms typical
 - -Sector Erase time: 2.6ms typical
 - -Block Erase time: 2.6ms typical
 - -Chip Erase time: 5.2ms typical
- ◆ Flexible Architecture
 - -Uniform Sector of 4K-Byte
 - -Uniform Block of 32/64K-Byte
- ♦ Low Power Consumption
 - -0.65uA typical deep power down current
 - -8uA typical standby current
- Advanced Security Features
 - -128-Bit Unique ID for each device
 - -3x2048-Byte security registers with OTP locks
 - -Discoverable parameters (SFDP) register
- Single Power Supply Voltage
 - -Full voltage range:2.3~3.6V
- ◆ Package Information
 - -SOP8 (150mil)
 - -SOP8 (208mil)
 - -TSSOP8 (173mil)
 - -WSON8 (6*5mm)
 - -TFBGA-24(6*4 ball array)

Vcc

HOLD

SCLK


SI




2. GENERAL DESCRIPTION

The TH25Q-32HA(32M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 208Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

CONNECTION DIAGRAM



8-PIN SOP (150mil/200mil) and TSSOP




PIN DESCRIPTION

Pin Name	1/0	Description		
CS#	ľ	Chip Select Input		
SO (IO1)	1/0	Data Output (Data Input Output 1)		
WP# (IO2) I/O		Write Protect Input (Data Input Output 2)		
GND		Ground		
SI (IO0)	1/0	Data Input (Data Input Output 0)		
SCLK	1	Serial Clock Input		
HOLD# (IO3)	1/0	Hold Input (Data Input Output 3)		
vcc		Power Supply		

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.



BLOCK DIAGRAM





3. MEMORY ORGANIZATION

TH25Q-32HA

Each device has	Each block has	Each sector has	Each page has	
4M	64/32K	4K	256	Bytes
16K	256/128	16	-	pages
1024	16/8	-	-	sectors
64/128	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

TH25Q-32HA 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range	
	1023	3FF000H	3FFFFFH	
63				
	1008	3F0000H	3F0FFFH	
	1007	3EF000H	3EFFFFH	
62				
	992	3E0000H	3E0FFFH	
•••••				

	47	02F000H	02FFFFH	
2			*****	
	32	020000H	020FFFH	
	31	01F000H	01FFFFH	
1			*****	
	16	010000H	010FFFH	
	15	00F000H	00FFFFH	
0		•••••		
	0	000000Н	000FFFH	



4. DEVICE OPERATION

SPI Mode Standard SPI

The TH25Q-32HA features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The TH25Q-32HA supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The TH25Q-32HA supports Quad SPI operation when using the "Quad Output Fast Read" (6BH), "Quad I/O Fast Read" (EBH), "Quad I/O Word Fast Read" (E7H) and "Quad Page Program" (32H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# function is only available when QE=0, If QE=1, The HOLD# functions is disabled, the pin acts as dedicated data I/O pin.

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.

SCLK
HOLD
HOLD
Figure 1. Hold Condition



5. DATA PROTECTION

The TH25Q-32HA provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / 2K Sector Erase (SE2K) / 32K Block Erase (BE32) / 64K Block Erase (BE)/ Chip Erase (CE)
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ♦ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0~1 bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

Table 1.0 TH25Q-32HA Protected area size (CMP=0)

	Status Re	gister Co	ntent	Table I.	Memory Content				
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion	
Х	Х	0	0	0	NONE	NONE	NONE	NONE	
0	0	0	0	1	63	3F0000H-3FFFFFH	64KB	Upper 1/64	
0	0	0	1	0	62 to 63	3E0000H-3FFFFFH	128KB	Upper 1/32	
0	0	0	1	1	60 to 63	3C0000H-3FFFFFH	256KB	Upper 1/16	
0	0	1	0	0	56 to 63	380000H-3FFFFFH	512KB	Upper 1/8	
0	0	1	0	1	48 to 63	300000H-3FFFFFH	1MB	Upper 1/4	
0	0	1	1	0	32 to 63	200000H-3FFFFFH	2MB	Upper 1/2	
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/64	
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/32	
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/16	
0	1	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/8	
0	1	1	0	1	0 to 15	000000H-0FFFFH	1MB	Lower 1/4	
0	1	1	1	0	0 to 31	000000H-1FFFFFH	2MB	Lower 1/2	
Х	Х	1	1	1	0 to 63	000000H-3FFFFFH	4MB	ALL	
1	0	0	0	1	63	3FF000H-3FFFFFH	4KB	Top Block	
1	0	0	1	0	63	3FE000H-3FFFFFH	8KB	Top Block	
1	0	0	1	1	63	3FC000H-3FFFFFH	16KB	Top Block	
1	0	1	0	Х	63	3F8000H-3FFFFFH	32KB	Top Block	
1	0	1	1	0	63	3F8000H-3FFFFFH	32KB	Top Block	
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block	
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block	
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block	
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block	
1	1	1	1	0	0	000000H-007FFFH	32KB	Bottom Block	



Table1.1 TH25Q-32HA Protected area size (CMP=1)

	Status Re	gister Co	ntent	Table 1.	Memory Content					
BP4			Blocks	Addresses	Density	Portion				
Х	Х	0	0	0	ALL	000000H-3FFFFFH	4M	ALL		
0	0	0	0	1	0 to 62	000000H-3EFFFFH	4032KB	Lower 63/64		
0	0	0	1	0	0 to 61	000000H-3DFFFFH	3968KB	Lower 31/32		
0	0	0	1	1	0 to 59	000000H-3BFFFFH	3840KB	Lower 15/16		
0	0	1	0	0	0 to 55	000000H-37FFFFH	3584KB	Lower 7/8		
0	0	1	0	1	0 to 47	000000H-2FFFFFH	3МВ	Lower 3/4		
0	0	1	1	0	0 to 31	000000H-1FFFFFH	2MB	Lower 1/2		
0	1	0	0	1	1 to 63	010000H-3FFFFFH	4032KB	Upper 63/64		
0	1	0	1	0	2 to 63	020000H-3FFFFFH	3968KB	Upper 31/32		
0	1	0	1	1	4 to 63	040000H-3FFFFFH	3840KB	Upper 15/16		
0	1	1	0	0	8 to 63	080000H-3FFFFFH	3584KB	Upper 7/8		
0	1	1	0	1	16 to 63	100000H-3FFFFFH	3МВ	Upper 3/4		
0	1	1	1	0	32 to 63	200000H-3FFFFFH	2MB	Upper 1/2		
Х	Х	1	1	1	NONE	NONE	NONE	NONE		
1	0	0	0	1	0 to 63	000000H-3FEFFFH	4092KB	Low 1023/1024		
1	0	0	1	0	0 to 63	000000H-3FDFFFH	4088KB	Lower 511/512		
1	0	0	1	1	0 to 63	000000H-3FBFFFH	4080KB	Lower 255/256		
1	0	1	0	X	0 to 63	000000H-3F7FFFH	4064KB	Lower 127/128		
1	0	1	1	0	0 to 63	000000H-3F7FFFH	4064KB	Lower 127/128		
1	1	0	0	1	0 to 63	001000H-3FFFFFH	4092KB	Upper 1023/1024		
1	1	0	1	0	0 to 63	002000H-3FFFFFH	4088KB	Upper 511/512		
1	1	0	1	1	0 to 63	004000H-3FFFFFH	4080KB	Upper 255/256		
1	1	1	0	Х	0 to 63	008000H-3FFFFFH	4064KB	Upper 127/128		
1	1	1	1	0	0 to 63	008000H-3FFFFFH	4064KB	Upper 127/128		



6. STATUS REGISTER

S23	S22	S21	S20	S19	S18	S17	S16
Reserved	DRV1	DRV0	Reserved	Reserved	Reserved	Reserved	Reserved
S15	S14	S13	S12	S11	S10	S9	S8
SUS1	СМР	LB3	LB2	LB1	SUS2	QE	SRP1
S7	S6	S 5	S4	S3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE), 2K Sector Erase (SE2K), 32K Block Erase(BE32) and 64K Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description		
0	0	Х	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1.(Default)		
0	1	0	0 Hardware Protected WP#=0, the Status Register locked and cannot be written			
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.		
1	0	х	Power Supply Lock-Down ⁽¹⁾	Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle.		
1	1	х	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be written to.		

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.



2. This feature is available on special order. Please contact TMS Device for details.

QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground).

LB3, LB2, LB1 bits.

The LB3, LB2, and LB1 bit are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3, LB2, and LB1 is 0, the security registers are unlocked. LB3, LB2, and LB1 can be set to 1 individually using the Write Register instruction. Once LB3, LB2, or LB1 are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bits.

The SUS1 and SUS2 bits are read only bits in the status register (S15, S10) that is set to 1 after executing an Erase/Program Suspend (75H) command. SUS1 will be set 1 for erase suspend, and SUS2 will be set 1 for program suspend. The SUS1 and SUS2 bits will be cleared to 0 by Erase/Program Resume (7AH) command as well as a power-down, power- up cycle.

DRV1, DRV0 bits.

The DRV1 and DRV0 bits are used to determine the output driver strength for the Read operations.

DRV1	DRV0	Driver Strength
0	0	50%
0	1	75%
1	0	100%(default)
1	1	150%



7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the commands of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the commands of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That means CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if CS# is driven high at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table2. Commands (Standard/Dual/Quad SPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							
Read Status Register	05H	S7-S0					(continuous)
Read Status Register-2	35H	S15-S8					(continuous)
Read Status Register-3	15H	S23-S16					(continuous)
Write Status Register	01H	S7-S0					
Write Status Register-2	31H	S15-S8					
Write Status Register-3	11H	S23-S16					
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next Byte)	(continuous)
Fast Read	OBH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Fast Read							
Dual I/O	ВВН	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾			(continuous)
Fast Read			M7-M0 ⁽²⁾	·			
Quad Output	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)
Fast Read							
Quad I/O	EBH	A23-A0	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read		M7-M0 ⁽⁴⁾					
Quad I/O Word	E7H	A23-A0	dummy ⁽⁶⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read ⁽⁷⁾		M7-M0 ⁽⁴⁾					
Continuous Read Mode	FFH						
Reset							
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte	
Dual Input Page Program	A2H	A23-A16	A15-A8	A7-A0	D7-D0		
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Sector Erase (2K)	8CH	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60						
	Н						



Enable Reset	66H						
Reset	99H						
Program/Erase Suspend	75/B0H						
Program/Erase Resume	7A/30H						
Deep Power-Down	В9Н						
Release From Deep Power-Down, And Read Device ID	АВН	dummy	dummy	dummy	(DID7- DID0)		(continuous)
Release From Deep Power-Down	ABH						
Manufacturer/ Device ID	90H	dummy	dummy	00H	(MID7- MID0)	(DID7- DID0)	(continuous)
Manufacturer/ Device ID by Dual I/O	92H	A23-A8	A7-A0, M7-M0	(MID7- MID0) (DID7- DID0)			(continuous)
Quad Manufacturer/ Device ID by Quad I/O	94H	A23-A0 M7-M0	Dummy ⁽⁹⁾ (MID7- MID0) (DID7- DID0)				(continuous)
Read Unique ID	4BH	dummy	dummy	dummy	dummy	(UID7- UID0)	(continuous)
Set burst length	77H	dummy ⁽¹⁰⁾ M7-M0					
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Read Identification	9FH	(MID7- M0)	(JDID15- JDID8)	(JDID7- JDID0)			(continuous)
Erase Security Registers ⁽⁸⁾	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers ⁽⁸⁾	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Read Security Registers ⁽⁸⁾	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

100 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,)



4. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

5. Fast Read Quad I/O Data

$$IO0 = (x, x, x, x, D4, D0,...)$$

$$IO1 = (x, x, x, x, D5, D1,...)$$

$$IO2 = (x, x, x, x, D6, D2,...)$$

$$IO3 = (x, x, x, x, D7, D3,...)$$

6. Fast Word Read Quad I/O Data

$$IO0 = (x, x, D4, D0,...)$$

$$IO1 = (x, x, D5, D1,...)$$

$$IO2 = (x, x, D6, D2,...)$$

$$IO3 = (x, x, D7, D3,...)$$

- 7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.
- 8. Security Registers Address:

Security Register1: A23-A16=00H, A15-A12=01H, A9-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A12=02H, A9-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A12=03H, A9-A0= Byte Address.

9. Address, Continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID

IO1 = (A21, A17, A13, A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1, ...)

IO2 = (A22, A18, A14, A10, A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2, ...)

IO3 = (A23, A19, A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3, ...)

10. Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, x, W4,x)

IO1 = (x, x, x, x, x, x, W5, x)

102 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, x, x)

Table of ID Definitions:

TH25Q-32HA

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9FH	CD	60	16
90H/92H/94H	CD		15
ABH			15



7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), 2K Sector Erase (SE2K), 32K Block Erase (BE32), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low→ sending the Write Enable command→ CS# goes high.

CS #

SCLK

Command

SI

SO

High-Z

Figure 2. Write Enable Sequence Diagram

7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low Sending the Write Disable command CS# goes high. The WEL bit is reset by following condition: Power- up and upon completion of the Write Status Register, Page Program, Sector Erase, 2K Sector Erase (SE2K), 32K Block Erase (BE32), Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.




Figure 3. Write Disable Sequence Diagram



7.3. Read Status Register (RDSR) (05H or 35H or 15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8. For command code "15H", the SO will output Status Register bits S23~S16.

CS # Command 05H or 35H or 15H SI S7-S0 or S15-S8 or S23-S16 out SO $7 \times 6 \times 5 \times 4 \times 3 \times 2 \times 1 \times 0 \times 7 \times 6$

Figure 4. Read Status Register Sequence Diagram

7.4. Write Status Register (WRSR) (01H or 31H or 11H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S23, S20, S19-S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data Byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.




Figure 5. Write Status Register Sequence Diagram



7.5. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

CS #

SCLK

Command(50H)

SI

SO

High-Z

Figure 6. Write Enable for Volatile Status Register Sequence Diagram

7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content at that address is shifted out on SO, and each bit is shifted out at a Max frequency f_R on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 7. Read Data Bytes Sequence Diagram



7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3- Byte address (A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content at that address is shifted out on SO, and each bit is shifted out at a Max frequency f_C , on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 8. Read Data Bytes at Higher Speed Sequence Diagram

7.8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 9 The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 9. Dual Output Fast Read Sequence Diagram



7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 10. Quad Output Fast Read Sequence Diagram

7.10. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) =(1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure 11. If the "Continuous Read Mode" bits (M5-4) are any value other than (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.







Figure 12. Dual I/O Fast Read Sequence Diagram (M5-4 = (1, 0))





7.11. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 13. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) =(1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 13. If the "Continuous Read Mode" bits (M5-4) are any value other than (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure 13. Quad I/O Fast Read Sequence Diagram (M5-4 ≠ (1, 0))

Figure 14. Quad I/O Fast Read Sequence Diagram (M5-4 = (1, 0))





7.12. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must be equal 0 and there are only 2-dummy clock. The command sequence is shown in followed Figure 15. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

Ouad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) =(1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 15. If the "Continuous Read Mode" bits (M5-4) are any value other than (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.




Figure 15. Quad I/O Word Fast Read Sequence Diagram (M5-4 ≠ (1, 0))

CS# SCLK SI(IO0) SO(IOI) WP # (IO2) HOLD #(IO3) M7-0 Dummy Byte 1 Byte 2 A7-0

Figure 16. Quad I/O Word Fast Read Sequence Diagram (M5-4 = (1, 0))

7.13. Set Burst with Wrap (77H)



The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

W6,W5	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0,0	Yes	8-byte	No	N/A
0,1	Yes	16-byte	No	N/A
1,0	Yes	32-byte	No	N/A
1,1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, the all following "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure 17. Set Burst with Wrap Sequence Diagram




7.14. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-Byte address on SI → at least 1 Byte data on SI → CS# goes high. The command sequence is shown in Figure18. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.





7.15. Dual Input Page Program (A2H)

The Dual Input Page Program command is for programming the memory using two pins: IO0, IO1. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Dual Input Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (A2H), three address Bytes and at least one data Byte on IO pins.

The command sequence is shown in Figure 19. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Dual Input Page Program command is not executed.

As soon as CS# is driven high, the self-timed Dual Input Page Program cycle (whose duration is t_{PP}) is initiated. While the Dual Input Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Dual Input Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Dual Input Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 19. Dual input Page Program Sequence Diagram




7.16. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address Bytes and at least one data Byte on IO pins.

The command sequence is shown in Figure 20. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.





7.17. Sector Erase (SE) (20H)

The Sector Erase (SE) command is used to erase all the data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address Byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-Byte address on SI → CS# goes high. The command sequence is shown in Figure 21. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tSE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.





Figure 21. Sector Erase Sequence Diagram

7.18. 2KB Sector Erase (SE2K) (8CH)

The 2KB Sector Erase (SE2K) command is used to erase 2KB data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 2KB Sector Erase (SE2K) command is entered by driving CS# low, followed by the command code, and 3-address Byte on SI. Any address inside the sector is a valid address for the 2KB Sector Erase (SE2K) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending 2KB Sector Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 22. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 2KB Sector Erase (SE2K) command is not executed. As soon as CS# is driven high, the self-timed 2KB Sector Erase cycle (whose duration is t_{SE}) is initiated. While the 2KB Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 2KB Sector Erase (SE2K) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.



TSINGTENG Microsystem Co., Ltd



7.19. 32KB Block Erase (BE32) (52H)

The 32KB Block Erase (BE32) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE32) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE32) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure23. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase (BE32) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE32) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

CS #

O 1 2 3 4 5 6 7 8 9 29 30 31

SCLK

Command

Command

Command

Command

Command

Command

SI

MSB

Figure 23. 32KB Block Erase Sequence Diagram



7.20. 64KB Block Erase (BE64) (D8H)

The 64KB Block Erase (BE64) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE64) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE64) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-Byte address on SI -> CS# goes high. The command sequence is shown in Figure 24. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase (BE64) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE64) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

CS # 5 8 30 31 0 6 SCLK Command 24-bit address SI D8H

Figure 24. 64KB Block Erase Sequence Diagram

7.21. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is used to erase all the data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. The command sequence is shown in Figure 25. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is tCE) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.

CS# 2 3 4 5 6 7 **SCLK** 60H or C7H SI

Figure 25. Chip Erase Sequence Diagram



7.22. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. These commands can release the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from deep power down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. The command sequence is shown in Figure 26. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of tDP before the supply current is reduced to ICC2 and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS #

SCLK

Command
Standby mode

Deep power-down mode

SI

B9H

Figure 26. Deep Power-Down Sequence Diagram



Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)

The Release from Power-Down or High Performance Mode / Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 27. Release from Power-Down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the tRES1 time duration.


When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy Byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure 28, except that after CS# is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

CS# SCLK tRES2 3 Dummy Bytes Command SI ABH MSB Electronic SignatureOut High-Z SO $(4 \times 3 \times 2)$ Standby Mode Deep Power down mode

Figure 27. Release Power-Down Sequence or High Performance Mode Sequence Diagram







7.24. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 29. Read Manufacture ID/ Device ID Sequence Diagram



7.25. Dual I/O Read Electronic Manufacturer ID/ Device ID (92H)

The Dual I/O Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 29. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 30. Dual I/O Read Manufacture ID/ Device ID Sequence Diagram



7.26. Quad I/O Read Electronic Manufacturer ID/ Device ID (94H)

The Quad I/O Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H, and 4 dummy clocks. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 30. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 31. Quad I/O Read Manufacture ID/ Device ID Sequence Diagram



7.27. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 32. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 32. Read Identification ID Sequence Diagram



7.28. Continuous Read Mode Reset (CRMR) (FFH)

The Dual/Quad I/O Fast Read operations, "Continuous Read Mode" bits (M7-0) are implemented to further reduce command overhead. By setting the (M5-4) to (1, 0), the next Dual/Quad I/O Fast Read operations do not require the BBH/EBH/E7H command code.

Because the TH25Q-32HA has no hardware reset pin, so if Continuous Read Mode bits are set to "(1, 0)", the TH25Q-32HA will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the "(1, 0)" state and allow standard SPI command to be recognized. The command sequence is show in Figure 32.




Figure 33. Continuous Read Mode Reset Sequence Diagram

7.29. Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each TH25Q-32HA device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command →Dummy Byte1 →Dummy Byte2 →Dummy Byte3 →Dummy Byte4→128bit Unique ID Out →CS# goes high. The command sequence is show below.




Figure 34. Read Unique ID Sequence Diagram



7.30. Program/Erase Suspend (PES) (75/B0H)

The Program/Erase Suspend command "75/B0H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 22H, 52H, D8H, C7H, 60H) and Page Program command (02H / 32H) are not allowed during Program suspend. The Write Status Register command (01H) and Erase Security Registers command (44H) and Erase commands (20H, 22H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS1 or SUS2 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1 or SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 35.

CS #

SCLK

Command

SI

75/B0 H

SO

High-Z

Accept read command

Figure 35. Program/Erase Suspend Sequence Diagram

7.31. Program/Erase Resume (PER) (7A/30H)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS1 or SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1 or SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure36.




Figure 36. Program/Erase Resume Sequence Diagram



7.32. Erase Security Registers (44H)


The TH25Q-32HA provides three 2048-Byte Security Registers which can be read and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-Byte address on SI →CS# goes high. The command sequence is shown in Figure33. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB3-1 bits are set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-A16	A15-A12	A11	A10-A0
Security Registers #1	00Н	0001	0	Byte Address
Security Registers #2	00H	0010	0	Byte Address
Security Registers #3	00Н	0011	0	Byte Address

Figure 37. Erase Security Registers Command Sequence Diagram



7.33. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains eight pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is t_{PP}) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.



Address	A23-A16	A15-A12	A11	A10-A0
Security Registers #1	00Н	0001	0	Byte Address
Security Registers #2	00Н	0010	0	Byte Address
Security Registers #3	00Н	0011	0	Byte Address

CS# SCLK Command 42H SI(I00) CS# 43 44 45 46 47 48 49 50 51 52 53 54 55 SCLK

Figure 38. Program Security Registers Command Sequence Diagram

7.34. **Read Security Registers (48H)**

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte address (A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A10-A0 address reaches the last Byte of the register (Byte 7FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-A16	A15-A12	A11	A10-A0
Security Registers #1	00Н	0001	0	Byte Address
Security Registers #2	00Н	0010	0	Byte Address
Security Registers #3	00Н	0011	0	Byte Address




Figure 39. Read Security Registers Command Sequence Diagram

7.35. Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Continuous Read Mode bit setting (M5-M4) and Wrap Bit Setting (W6-W4).

The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately $t_{RST} = 30 \text{us} / 120 \text{us} / 4 \text{ms}$ to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS1 or SUS2 bit in Status Register before issuing the Reset command sequence.




Figure 40. Enable Reset and Reset Command Sequence Diagram

7.36. Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.








Table3. Signature and Parameter Identification Data Values

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	06H	06H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never	07H	31:24	FFH	FFH
	be changed				
ID number (JEDEC)	00H: It indicates a JEDEC	08H	07:00	00H	00H
	specified header				
Parameter Table Minor	Start from 0x00H	09H	15:08	06H	06H
Revision Number					
Parameter Table Major	Start from 0x01H	0AH	23:16	01H	01H
Revision Number					
Parameter Table Length	How many DWORDs in the	0BH	31:24	09H	09H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of JEDEC Flash	0СН	07:00	30H	30H
	Parameter table	ODH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never	0FH	31:24	FFH	FFH
	be changed				
ID Number	It indicates TMS Device	10H	07:00	CDH	CDH
(TMS Device Manufacturer ID)	manufacturer ID				
Parameter Table Minor	Start from 0x00H	11H	15:08	00H	00H
Revision Number					
Parameter Table Major	Start from 0x01H	12H	23:16	01H	01H
Revision Number					
Parameter Table Length	How many DWORDs in the	13H	31:24	03H	03H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of TMS Device	14H	07:00	60H	60H
	Flash Parameter table	15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never	17H	31:24	FFH	FFH
	be changed				



Table4. Parameter Table (0): JEDEC Flash Parameter Tables

Description	arameter Table (0): JEDEC Flas	Add(H)	DW Add	Data	Data
·		(Byte)	(Bit)		
	00: Reserved; 01: 4KB erase;	. , ,	, ,		
Block/Sector Erase Size	10: Reserved;		01:00	01b	
2.00.4000001 2.000 0.20	11: not support 4KB erase		01.00	010	
Write Granularity	0: 1Byte, 1: 64Byte or larger	-	02	1b	
Write Enable Instruction	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			-	
Requested for Writing to	0: Nonvolatile status bit				
Volatile	1: Volatile status bit (BP		03	0b	
Status Registers	status register bit)				
Status (CEISTELS	0: Use 50H Opcode, 1:	30H			E5H
Write Enable Opcode Select for	Use 06H Opcode,				
Writing to Volatile Status Registers	Note: If target flash status		04	0b	
writing to volatile status negisters	register is Nonvolatile, then bits 3		04	OD	
	and 4 must be set to 00b.				
	Contains 111b and can never be				
Unused	changed		07:05	111b	
4KB Erase Opcode	changea	31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support	3111	16	1b	2011
Address Bytes Number used in	00: 3Byte only, 01: 3 or 4Byte,	1		10	
addressing flash array	10: 4Byte only, 11: Reserved		18:17	00b	
Double Transfer Rate (DTR)	10. 4Byte Omy, 11. Neserveu				
clocking	0=Not support, 1=Support		19	0b	
(1-2-2) Fast Read	0=Not support, 1=Support	32H	20	1b	F1H
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused	о-пос зарроге, 1-зарроге		23	1b	
Unused		33H	31:24	FFH	FFH
- Chassa		37H:34	01.1		
Flash Memory Density		Н	31:00	01FFFFF	FH
(1-4-4) Fast Read Number of	00000b: Wait states (Dummy				
Wait states	Clocks) not support		04:00	00100b	
(1-4-4) Fast Read Number of	eresis, is capped	38H			44H
Mode Bits	000b:Mode Bits not support		07:05	010b	
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1-1-4) Fast Read Number of	0 0000b: Wait states (Dummy	3311	20.00	23.1	2311
Wait states	Clocks) not support		20:16	01000b	
(1-1-4) Fast Read Number of	S. S	3AH			08H
Mode Bits	000b:Mode Bits not support		23:21	000b	
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH
(± ± +) rust nead Opeoue		3011	J1.44	ווטט	ווטט



Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
(1-1-2) Fast Read Number of	0 0000b: Wait states (Dummy Clocks) not support		04:00	01000b	
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3CH	07:05	000b	08H
(1-1-2) Fast Read Opcode		3DH	15:08	3BH	3BH
(1-2-2) Fast Read Number	0 0000b: Wait states (Dummy				
of Wait states	Clocks) not support	2511	20:16	00000b	0011
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3EH	23:21	100b	80H
(1-2-2) Fast Read Opcode		3FH	31:24	ВВН	ВВН
(2-2-2) Fast Read	0=not support 1=support		00	0b	
Unused			03:01	111b	
(4-4-4) Fast Read	0=not support 1=support	40H	04	0b	EEH
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number	0 0000b: Wait states (Dummy Clocks) not support		20:16	00000b	
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	46H	23:21	000b	00Н
(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4AH	20:16	00000b	00Н
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	441	23:21	000b	ООН
(4-4-4) Fast Read Opcode		4BH	31:24	FFH	FFH
Sector Type 1 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	4CH	07:00	0СН	0CH
Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	4EH	23:16	0FH	0FH
Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	52H	23:16	ОВН	ОВН
Sector Type 4 erase Opcode		53H	31:24	8CH	8CH



Table 5. Parameter Table (1): TMS Device Flash Parameter Tables

Table5. Parameter Table (1): TMS Device Flash Parameter Tables									
Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data				
Vcc Supply Maximum Voltage	2000H=2.000V 2700H=2.700V 3600H=3.600V	61H:60 H	15:00	3600H	3600Н				
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2300H=2.300V 2700H=2.700V	63H:62 H	31:16	2300H	2300H				
HW Reset# pin	0=not support 1=support		00	0b					
HW Hold# pin	0=not support 1=support		01	1b					
Deep Power Down Mode	0=not support 1=support		02	1b					
SW Reset	0=not support 1=support		03	1b					
SW Reset Opcode	Should be issue Reset Enable(66H) before Reset cmd.	65H:64 H	11:04	99Н	F99EH				
Program Suspend/Resume	0=not support 1=support		12	1b					
Erase Suspend/Resume	0=not support 1=support		13	1b					
Unused			14	1b	/				
Wrap-Around Read mode	0=not support 1=support		15	1b					
Wrap-Around Read mode Opcode		66H	23:16	77H	77H				
Wrap-Around Read data length	08H: support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H				
Individual block lock	0=not support 1=support		00	0b					
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b					
Individual block lock Opcode			09:02	FFH					
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68	10	0b	EBFCH				
Secured OTP	0=not support 1=support	н	11	1b					
Read Lock	0=not support 1=support		12	0b					
Permanent Lock	0=not support 1=support		13	1b					
Unused			15:14	11b					
Unused			31:16	FFFFH	FFFFH				



8. ELECTRICAL CHARACTERISTICS

8.1. POWER-ON TIMING




Table6. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min) To CS# Low	50	500	us
VWI	Write Inhibit Voltage	1.5	2.5	V

8.2. INITIAL DELIVERY STATE


The device is delivered with the memory array erased: all bits are set to 1(each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).


8.3. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	°
Storage Temperature	-65 to 150	°C
Applied Input / Output Voltage	-0.6 to VCC+0.4	V
Transient Input / Output Voltage(note: overshoot)	-2.0 to VCC+2.0	V
VCC	-0.6 to 4.2	V



Figure 41. Maximum Negative and Positive Overshoot Waveform






8.4. CAPACITANCE MEASUREMENT CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
C_L	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC	to 0.8VCC		V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 42. Input Test Waveform and Measurement Level





8.5. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.3~3.6V)

Complete	Down we at a w	Took Condition		2.3~2.7V			2.7~3.6V		11
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2			±2	μΑ
ILO	Output Leakage Current				±2			±2	μΑ
ICC1	Standby Current	CS#=VCC, VIN=VCC or VSS		6.9			8		μΑ
ICC2	Deep Power-Down Current	CS#=VCC, VIN=VCC or VSS		0.3	22		0.65	22	μА
ICC3	Operating Current (OR Read)	CLK=0.1VCC / 0.9VCC at 104MHz, Q=Open(*1,*2,*4 I/O)		2.5	3.0		2.8	3.2	mA
iccs	Operating Current (OB Read)	CLK=0.1VCC / 0.9VCC at 80MHz, Q=Open(*1,*2,*4 I/O)		2.1	2.6		2.4	3.0	mA
ICC4	Operating Current (PP)	CS#=VCC			1.2			1.4	mA
ICC5	Operating Current (WRSR)	CS#=VCC			1.2			1.4	mA
ICC6	Operating Current (SE)	CS#=VCC			1.0			1.3	mA
ICC7	Operating Current (BE)	CS#=VCC			1.0			1.3	mA
ICC8	Operating Current (CE)	CS#=VCC			1.1			1.5	mA
VIL	Input Low Voltage				0.2VCC			0.2VCC	V
VIH	Input High Voltage		0.7VCC			0.7VCC			V
VOL	Output Low Voltage	IOL =100μA			0.2			0.2	V
VOH	Output High Voltage	IOH =-100μA	VCC-0.2			VCC-0.2			V

Note:

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



8.6. AC CHARACTERISTICS

 $(T=-40^{\circ}C\sim85^{\circ}C, VCC=2.3\sim3.6V, C_{L}=30pf)$

	Demonstra		2.3~2.7V			2.7~3.6V			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit.	
fC1	Serial Clock Frequency for: Fast Read(OBH), Dual Output (3BH), Dual I/O(BBH)			104			104	MHz	
fC2	Serial Clock Frequency for: Quad Output (6BH)			96			104	MHz	
fC3	Serial Clock Frequency for: Quad I/O (EBH)			80			80	MHz	
fR	Serial Clock Frequency for: Read (03H) Read ID (90H, 9FH and ABH), Read Status Register (05H and 35H)			80			80	MHz	
tCLH	Serial Clock High Time	4			4			ns	
tCLL	Serial Clock Low Time	4			4			ns	
tCLCH	Serial Clock Rise Time (Slew Rate)	0.1			0.1			V/ns	
tCHCL	Serial Clock Fall Time (Slew Rate)	0.1			0.1			V/ns	
tSLCH	CS# Active Setup Time	5			5			ns	
tCHSH	CS# Active Hold Time	5			5			ns	
tSHCH	CS# Not Active Setup Time	5			5			ns	
tCHSL	CS# Not Active Hold Time	5			5			ns	
tSHSL	CS# High Time (Read/Write)	20			20			ns	
tSHQZ	Output Disable Time			6			6	ns	
tCLQX	Output Hold Time	1.2			1.2			ns	
tDVCH	Data In Setup Time	2			2			ns	
tCHDX	Data In Hold Time	2			2			ns	
tHLCH	HOLD# Low Setup Time (Relative To Clock)	5			5			ns	
tHHCH	HOLD# High Setup Time (Relative To Clock)	5			5			ns	
tCHHL	HOLD# High Hold Time (Relative To Clock)	5			5			ns	
tCHHH	HOLD# Low Hold Time (Relative To Clock)	5			5			ns	
tHLQZ	HOLD# Low To High-Z Output			6			6	ns	
tHHQX	HOLD# High To Low-Z Output			6			6	ns	
tCLQV	Clock Low To Output Valid			7			7	ns	
tWHSL	Write Protect Setup Time Before CS# Low	20			20			ns	
tSHWL	Write Protect Hold Time After CS# High	100			100			ns	
tDP	CS# High To Deep Power-Down Mode			25			25	μs	



tRES1	CS# High To Standby Mode Without Electronic Signature Read			25			25	μs
tRES2	CS# High To Standby Mode With Electronic Signature Read			25			25	μs
tsus	CS# High To Next Command After Suspend			20			20	μs
tRS	Latency Between Resume And Next Suspend	100			100			μs
, DCT	CS# High To Next Command After Reset (Except From WRSR, Chip Erase)			30			30	μs
tRST	CS# High To Next Command After Reset (From Chip Erase)			120			120	μs
	CS# High To Next Command After Reset (From WRSR)			4			4	ms
tW	Write Status Register Cycle Time		2.6	4		2.6	4	ms
tBP1	Byte Program Time (First Byte)		47	280		47	280	us
tBP2	Additional Byte Program Time (After First Byte)		5	30		5	30	us
tPP	Page Programming Time		0.7	4		0.7	4	ms
tSE	Sector Erase Time (4K Bytes)		2.6	7.6		2.6	7.6	ms
tBE1	Block Erase Time (32K Bytes)		2.6	7.6		2.6	7.6	ms
tBE2	Block Erase Time (64K Bytes)		2.6	7.6		2.6	7.6	ms
tCE	Chip Erase Time (TH25Q-32HA)		5.2	7.8		5.2	7.8	ms

Note:

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production



Figure 42. Serial Input Timing




Figure 43. Output Timing





Figure 44. Resume to Suspend Timing Diagram




Figure 45. Hold Timing





9. ORDERING INFORMATION



Device Grade

 $I = -40^{85}$ C


 $K = -40^{\circ}105C$

^{*} Please contact TMS Device sales for automotive products.



10. PACKAGE INFORMATION

10.1. 8-Lead SOP(150mil)




Dimensions

Symb	ool	^	۸.1	2	А3	5)	7	Е	E1			1.4	۲	θ
Unit		Α	A1	A2	AS	b	С	D			е	L	L1	h	U
	Min	-	0.10	1.30	0.6	0.39	0.20	4.80	5.80	3.80		0.50		0.25	0
mm	Nom	-	-	1.40	0.65	ı	-	4.90	5.90	3.90	1.27 BSC	1	1.05	ı	-
	Max	1.75	0.225	1.50	0.7	0.47	0.24	5.00	6.20	4.00		0.80		0.50	8
	Min	-	0.004	0.051	0.024	0.015	0.008	0.189	0.228	0.150	-	0.020		0.010	0
Inch	Nom	-	-	0.055	0.026	-	-	0.193	0.236	0.154	0.050 BSC	-	0.041	-	-
	Max	0.069	0.009	0.059	0.028	0.019	0.009	0.197	0.244	0.158			0.020	8	

TITLE	DRAWING NO.	REV	REF
8-Lead SOP(150mil)		A	JEDEC MS-012



10.2. 8-Lead SOP(208mil)




Dimensions

Syml	bol						_	_	_					
Unit		A	A1	A2	A3	b	С	D	E	E1	е	L	L1	θ
Min	Min	1.75	0.05	1.70	0.55	0.38		5.13	7.70	5.18		0.50	1.21	0
mm	Nom	1.9	0.1	1.80	0.60	0.43	0.203 REF	5.23	7.90	5.28	1.27 REF	0.65	1.31	-
	Max	2.05	0.15	1.90	0.65	0.48	'\='	5.33	8.10	5.38		0.80	1.41	8
	Min	0.069	0.002	0.067	0.022	0.015	-	0.202	0.303	0.204	0.050	0.020	0.048	0
Inch	Nom	0.075	0.004	0.071	0.024	0.017	0.008 REF	0.206	0.311	0.208	0.050 REF	0.026	0.052	-
	Max	0.081	0.006	0.075	0.026	0.019		0.210	0.319	0.212		0.031	0.056	8

TITLE	DRAWING NO.	REV	REF
8-Lead SOP(208mil)		A	



10.3. 8-Lead TSSOP(173mil)




Dimensions


Symbo	ol	Α	A1	A2	А3	b	С	D	Е	E1	•	ı	L1	θ	
Unit		A	AI	AZ	AS	D	C			E1	е	L	LI	U	
	Min	-	0.05	0.90	0.39	0.20	0.13	2.90	6.20	4.30			0.45	4.00	0
mm	Nom	-	-	1.00	0.44	-	-	3.00	6.40	4.40	0.65 BSC	•	1.00 REF	-	
	Max	1.20	0.15	1.05	0.49	0.28	0.17	3.10	6.60	4.50		0.75		8	
	Min	-	0.002	0.035	0.015	0.008	0.005	0.114	0.244	0.169	0.006	0.018	0.000	0	
Inch	Nom	-	-	0.039	0.017	-	-	0.118	0.252	0.173	0.026 BSC	-	0.039 REF	-	
	Max	0.047	0.006	0.041	0.019	0.011	0.007	0.122	0.260	0.177		0.030		8	

TITLE	DRAWING NO.	REV	REF
8-lead TSSOP		А	JEDEC MO-153




8-Land WSON(6x5mm) 10.4.





TOP VIEW



Dimensions

Dillio	10.0.0											
Symb	bol	A	A1	A2	b	D	D1	Е	E1	е	1	h
Unit		A	Κī	A2	ם	ם	וט	Ш		D	L	
	Min	0.70	0.00	ı	0.35	4.90	3.90	5.90	3.30	1	0.50	0.30
mm	Nom	0.75	0.02	0.203	0.40	5.00	4.00	6.00	3.40	1.27	0.60	0.35
	Max	0.80	0.05	-	0.48	5.10	4.10	6.10	3.50	-	0.75	0.40
	Min	0.028	0.000	-	0.014	0.193	0.154	0.232	0.129	-	0.020	0.033
Inch	Nom	0.030	-	0.008	0.016	0.197	0.157	0.236	0.134	0.05	0.024	0.039
	Max	0.032	0.002	-	0.019	0.201	0.161	0.240	0.138	-	0.030	0.045

0.05

TITLE	DRAWING NO.	REV	REF
DFN8 (0506X0.75-1.27)		A	JEDEC MO-220



11. REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2020-11-5
1.1	Modify Quad Output fast read figure	20	2021-02-01
	Modify tRST for chip erase	41, 51	
	Modify TMS manufacture ID	15, 42	
	Modify Sector/Block erase time typical	4, 51	
1.2	Modify 2KB sector erase command at table2	13	2021-05-13
1.3	Modify security register address instruction	15	2022-01-26
1.4	Modify DC CHARACTERISTICS	49	2022-02-24
	Modify AC CHARACTERISTICS	50	
	Modify supply voltage range to 2.3~3.6V	All	
1.5	Modify set M7-M0=AXH to enter Continuous Read mode to set M5-M4=(1,0) to enter Continuous Read Mode	20~23	2022-02-28
1.6	Modify Package Type in ORDER INFORMATION	53	2022-03-02
1.7	Modify BP protect	9,10	2022-03-15